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Introduction
1.1 Motivation
Capacitive sensors market is growing every year with a constant annual rate,
involving more and more interest in research and development. They have
the capability to t with a wide variety of sensing and measurement problems
such as proximity detection, linear and rotary position encoding, 
uid level
detection, pressure measurements, acceleration detection and so on.
Capacitive sensors are very resistant to environmental factors, i.e. they
can be unaected by temperature and humidity. They also present a good
robustness to mechanical misalignment. Another positive feature of this kind
of sensors is their little power consume, especially important in portable
device.
Accuracy and reliability reached by capacitive sensors are excellent. Fur-
thermore, the technology can be easily integrated in a silicon substrate en-
suring a good temperature stability of the sensor parameters. The main
advantages of integration on silicon are [1]:
￿ Improved sensitivity
￿ Temperature compensation
￿ Easier Analog to Digital conversion
￿ Batch fabrication for lower cost
All these characteristics explain the success of capacitive sensors and their
large presence in various consumer goods. However, the main limitation is
represented by the design complexity of the sensor interface.
A capacitive sensor is a passive element which needs an active circuit to
generate an output signal. The focus of this thesis is to study and design
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such a circuit with dierential read-out. Being an analog block, this circuit
plays a fundamental role in the total system performances.
Figure 1.1: The capacitive sensor model together with its dierential read-out
circuit
Figure 1.1 reports the capacitive sensor electrical model, which consists of
the sensor capacitance Cmain with the signal generator Sm and the parasitic
capacitance Cp in parallel, together with dierential read-out circuit. The
gure shows the system from a concept point of view. The illustrated solution
includes an operational transconductance amplier (OTA), which provides a
current proportional to the dierential input voltage, in a pseudo dierential
conguration. The single ended signal from the sensor is converted in a
dierential signal with all the benets that this process provides.
First of all, the main goal for the system is to achieve the lowest overall
noise with the highest linearity. Furthermore, low power consumption and
high power supply rejection ratio (PSRR) are required.
This implementation has the potential to achieve all the requirements.
In fact, the signal is output-limited in amplitude, since the amplier input
signal is relatively small. Hence, an high linearity can be achieved. Then,
the amplier consists of only one stage, this means low power consumption
and less noise source. Furthermore, this implementation can work with high
stimulus applied to the sensor due to the fact that the amplier input signal
is a current [9].CHAPTER 1. INTRODUCTION 3
1.2 System structure
Figure 1.2: The system architecture
Figure 1.2 shows the block diagram of a typical sensor system, which
includes an integrated capacitive sensor system-in-package (SiP) together
with its amplier, whose dierential output signal feeds the analog to digital
converter (ADC). Additional biasing blocks are present for the amplier and
the sensor.
The sensor operation can be divided into two parts: detection and out-
put generation. Depending on the kind of measured physical quantity (tem-
perature, pressure, gas composition, etc.), this detection interface can, for
example, consist of a mechanical element, a chemical lm, or a magnetic
component, etc. In any case, the detection stage changes its properties as
function of the input physical quantity to generate a related output signal.
This signal is then process by analog blocks that usually provide ampli-
cation, ltering, etc. The use of analog signal processing is almost always
required in situations where there is an interaction with the "real world", as
in the case treated in this thesis. The analog part in the system is candidate
to carry out a single-ended to dierential conversion.
An analogic to digital conversion is then performed by means of a dif-
ferential input ADC. It is well known that a digital circuit is less sensitive
to noise and disturbs than an analog one, therefore, the analog part plays a
very important role in the system performances. Hence, a transfer to digital
domain should be performed as close as possible to the sensor to avoid the
addition of undesirable signals in the analog path between sensor and ADC.
In fact, solution that includes analog and digital conditioning together areCHAPTER 1. INTRODUCTION 4
preferred.Chapter 2
The capacitive sensor
2.1 Structure
Every capacitive sensor detects mechanical quantities by means of displace-
ment measurements. A such sensor is realized when a mechanical quantity
controls the movement of the 
exible capacitor plate respect to a xed one
creates a capacitance variation of the sensor. This variation can be detected
with opportune sensor interfaces.
2.2 Model
A capacitive sensor model is needed to simulate the amplier, focus of this
thesis. In a rst order modelling, gure 2.1, the sensor model includes the
main capacitance Cmain in series with the signal generator Sm. In parallel to
this, a parasitic capacitor Cp is placed, which forms a voltage divider with
Cmain for the signal coming from Sm. If Vm is the peak amplitude of the
signal generated by Sm, the peak amplitude of the microphone output signal
Vout is:
Vout = Vm
Cmain
Cmain + Cp
The sensor used in this project has Cmain = 2.5pF and Cp = 0.83pF.
It's important to underline that this model represents the sensor in a very
optimistic way. In fact, it has no limitation regarding noise and linearity. The
only non-ideality is represent by the parasitic capacitance Cp that attenuates
the sensor output signal. Hence, the noise simulation detects only the noise
generated by the amplier. The same remark is also valid for the linearity.
5CHAPTER 2. THE CAPACITIVE SENSOR 6
Figure 2.1: The capacitive sensor electrical model
2.3 Parameters
A capacitive sensor is characterized by several parameters. In the following
lines, the main parameters are mentioned.
￿ Sensitivity: Sensitivity is dened as the relation between the sensor
output signal and the stimulus applied. It is measured in specic load
condition. Sensitivity is expressed in
dBVrms
Xrms
, where X is the unit with
which the input stimulus is measured.
￿ Frequency response: Frequency response indicates Sensitivity variations
over the input signal frequency. Bandwidth is the frequency where
Sensitivity decreases of  3dB.
￿ Output impedance: In a rst order model, Output impedance is simply
formed by the parallel connection between Cmain and Cp
￿ Stimulus Level (SL): Stimulus Level is the logarithmic measure of the
input rms voltage of Sm, Vrms, relative to a reference value of rms
voltage, V refrms. It is expressed in dBSL (dB Stimulus Level).
SL = 20log10
Vrms
V refrms
A common value for the reference pressure rms is V refrms = 15:8mVrms,
therefore a Vrms = 316mVrms give 26dBSL.CHAPTER 2. THE CAPACITIVE SENSOR 7
2.4 Biasing
The capacitive sensor need a biasing circuit, called charge pump, which pro-
vide a clean and stable DC voltage Vb.
The main sensor capacitance can be separated in two contributes, Cmain =
CMAIN + Cmain. Where CMAIN is the static sensor capacitance, which
can be measured when no stimulus is applied to the sensor, in this case
Cmain = CMAIN. The second term in the sum, Cmain, represent the dy-
namic capacitance. In other words, it is the variation of the sensor capac-
itance related to the stimulus applied to the sensor. CMAIN and Cp are
usually much larger than the varying capacitance to be sensed Cmain. The
static capacitance CMAIN depends on the DC biasing voltage. Sensitivity
also slightly depends on the biasing voltage, therefore, Vb must be constant
in presence of temperature and voltage supply variations.
To avoid disturbs from the charge pump that can produce noise and non-
linearity in the sensor, the biasing voltage Vb is ltered with a low pass lter,
called charge pump lter, as it is shown in gure 2.2. Its cut-o frequency is
in the order of hundreds of mHz.
Figure 2.2: The capacitive sensor with its biasing circuitChapter 3
The operational amplier
3.1 Concepts
Every passive sensor needs an active circuit to produce an output signal.
As it was shown, the amplier for the capacitive sensor is an operational
transconductance amplier (OTA), gure 3.1, in a pseudo fully dierential
conguration; in other words, one of its inputs is connected to ground. A
feedback network connects the outputs with the inputs.
Figure 3.1: The operational amplier
A fully dierential structure comports several benets respect to a single
ended one, such as double output swing and rejection of the common mode
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disturbs. An higher output swing means an higher signal to noise ratio
(SNR). These benets are achieved at the cost of an higher area and power
consumption respect to a single ended conguration.
This amplier plays a fundamental role in the system regarding its global
performance in terms of noise, linearity, power consumption and power sup-
ply rejection ratio (PSRR). Therefore, its design is crucial for the whole
system.
The amplier is supplied through a LDO voltage regulator with VDDLDO =
1:64V, whereas LDO voltage supply and the main system supply is VDD =
1:8V. LDO ensures a good voltage stability and a good power supply rejec-
tion respect to VDD. Figure 3.2 shows a typical frequency response for a
capacitive sensor amplier. Anyway, a low pass lter is present not only to
avoid aliasing phenomena in the ADC, but also to reduce the noise at high
frequencies.
Figure 3.2: A general amplier frequency response
To provide the DC path to the 
oating amplier input nodes, two bias
resistors Rbias are placed in the feedback loop [3][4]. These biasing resistors
have a big in
uence in the output signal linearity and their noise contribution
is not negligible. Furthermore, they set the low cut-o frequency of the
amplier.CHAPTER 3. THE OPERATIONAL AMPLIFIER 10
Since the capacitive sensor is placed in one of the input branch, the gain
depends on the sensor variable capacitance, whereas the input capacitance of
the other branch, C0, is constant. Hence, in normal operative conditions, the
amplier branches will be not matched and it's well known that the dieren-
tial amplier performances depends on its matching. Mismatch introduces
interaction between the dierential mode and common mode signals. How-
ever, every real dierential amplier has mismatches due to imperfections
introduced by the fabrication process. Nevertheless, in this case the mis-
match depends on the sensor signal with a worse in
uence in the system
than a normal process mismatch.
Now it is clear that without any calibration circuit this system won't
work. Anyway a calibration system is not part of this thesis, in which the
topic regards the amplier itself and its design. Assuming Cmain = CMAIN =
const and relating the stimulus level directly to the signal amplitude from
Sm is possible to study the amplier without using a calibration system.
Furthermore, the input capacitance of the input connected to ground, C0,
should be matched with the sensor equivalent capacitance. In gure 3.1 the
input capacitances are both equal to C0 for commodity of representation.
The closed-loop mid band gain is xed by the ratio between the input
capacitance and the feedback capacitance.
jgainj =
C0
Cf
This expression is only theoretic because Rbias is large but nite and it
introduces parasitic capacitances that change the equivalent capacitance in
the feedback loop. Moreover, as it is shown in the following paragraphs, the
value of C0 that guarantees input matching is not immediately calculated.
A gain of 9.5dB is required and this is obtained with Cf = 720fF.
The used technology is a CMOS process. The n-MOS are built directly
in the p-doped substrate, while p-MOS are create inside an n-well. It is also
possible to realize n-MOS in a triple well structure, allowing an arbitrary
bulk connection.
3.2 Operational transconductance amplier (OTA)
3.2.1 Design of a low noise low power OTA
The OTA is the core of the amplier. It provides an output current propor-
tional to the dierential voltage between its inputs.CHAPTER 3. THE OPERATIONAL AMPLIFIER 11
The current mirror OTA topology is implemented, gure 3.3. Thanks
to its one-stage conguration, the chosen OTA has a good power eciency.
A dierential pair is used as input stage to reject common mode disturbs
and a cascode scheme realizes the output stage increasing both the output
resistance and the gain.
Figure 3.3: OTA schematic
The dierential pair input transistors M1 and M2 are p-channel devices
allowing a lower 
icker noise. Another reason why a p-Mos input has better
performance than a n-MOS input is that the p-MOS are built in a n-well
which shields disturbs from the p-substrate. Besides, it is possible to avoid
the Body eect connecting bulk with source.
The operational amplier should achieve the lowest overall noise. This
is the reason why a noise analysis is required to design a low noise OTA. In
this analysis the current sources are considered as ideal, as well as, transistors
M9;10. The total input referred noise is calculated by adding all the input
referred noise sources. In this way, the amplier noise can be modelled as
an input referred voltage noise source vgeq considering the equivalent single-
ended half circuit, as can be observed in gure 3.4.
The analysis starts from the calculation of the input referred gate voltage
noise vgcs, generated by the cascode output of gure 3.5.
Considering the transistor M5 and M7, the input referred power spectral
density (PSD) Svgcs, in V 2=Hz, is given by the sum of the PSD of the twoCHAPTER 3. THE OPERATIONAL AMPLIFIER 12
Figure 3.4: The OTA with its voltage noise sourceCHAPTER 3. THE OPERATIONAL AMPLIFIER 13
Figure 3.5: The cascode ouput and its input gate noise voltage
transistors, Svg5 and Svg7, referred to the cascode input. Svg5 is already re-
ferred at the input, the problem is to refer Svg7. This is obtained multiplying
Svg7 with the square of the transfer function between the gate of M7 and the
gate of M5. The transfer function between the gate of M7 and the output
is  Ro=ro5, where Ro is the cascode output resistance and ro5 is the out-
put resistance of M5. In fact, it is possible to see M7 as a common source
with source degeneration through M5. The cascode stage transfer function
is  gm5Ro and calling Svgi the gate voltage power spectral density (PSD) of
the transistor Mi, the following result is obtained:
Svgcs = Svg5 +

Ro
gm5ro5Ro
2
Svg7 = Svg5 +

1
gm5ro5
2
Svg7
Therefore, assuming gm5ro5 ! 1 the contribution of the cascode transis-
tor M7 becomes negligible, hence, it can be neglected writing Svgcs = Svg5.
Svgcs is then added to Svg3, the same is valid in the other matched branch
where Svgcs is added to Svg4.
Now it remains the noise analysis of the dierential pair. Assuming that
M1 and M2 are matched, they have the same transconductance gm1;2, a sim-
ilar assumption is taken for M3 and M4 with transconductance gm3;4, thus
the amplier input referred voltage noise source is given by:
Svgeq = Svg1 + Svg2 +

gm3;4
gm1;2
2
(Svg3 + Svg4 + Svg5 + Svg6)CHAPTER 3. THE OPERATIONAL AMPLIFIER 14
where Svgi is the sum between the thermal and 
icker noise contribution
Svgi thermal and Svgi flicker respectively.
It is useful to approximate the gate voltage PSD as function of the pa-
rameters that should be design [7], such as width W, length L and biasing
current ID:
Svgi thermal '
Kth
gmi
Svgi flicker '
Kfl
WiLif
Substituting these approximations for the PSD in the previous relation
an important result is obtained:
Svgeq ' 2
Kth1;2
gm1;2
+ 2

gm3;4
gm1;2
2
Kth3;4
gm3;4
+
Kth5;6
gm5;6

| {z }
thermal
+
+ 2
Kfl1;2
W1;2L1;2f
+ 2

gm3;4
gm1;2
2
Kfl3;4
W3;4L3;4f
+
Kfl5;6
W5;6L5;6f

| {z }
flicker
'
2
gm1;2

Kth1;2 +

gm3;4
gm1;2

Kth3;4 +

g2
m3;4
gm1;2gm5;6

Kth5;6

| {z }
thermal
+
+
2
f

Kfl1;2
W1;2L1;2
+

gm3;4
gm1;2
2
Kfl3;4
W3;4L3;4
+
Kfl5;6
W5;6L5;6

| {z }
flicker
For matching reasons, M5 and M6 are matched with M3 and M4 so a
current mirror ratio 1:1 is created. Consequently, gm3;4 = gm5;6 and Svgeq can
be simplied:
Svgeq '
2
gm1;2

Kth1;2 +

gm3;4
gm1;2

(Kth3;4 + Kth5;6)

| {z }
thermal
+
+
2
f

Kfl1;2
W1;2L1;2
+

gm3;4
gm1;2
2
Kfl3;4
W3;4L3;4
+
Kfl5;6
W5;6L5;6

| {z }
flicker
The thermal noise parameter Kth can be considered almost constant in
every operative region. Therefore the thermal noise contribution can be
minimized choosing gm1;2 large and gm3;4 small.CHAPTER 3. THE OPERATIONAL AMPLIFIER 15
To achieve this condition, it is necessary to investigate the gm behavior
as function of the transistor operative zone [7]. The studies start from the
weak inversion or subthreshold operation.
The expression of large signal drain current and gm in weak inversion are
reported [8].
iD = It
W
L
exp

vGS   VT
nVt

(1 + vDS)
gm =
@iD
@vGS
   
Q
=
ID
nVt
where It is the drain current for vGS = VT and vDS = 0, VT is the threshold
voltage, vGS and vDS are the gate source and drain source voltage, Vt is the
thermal potential,  is the channel length modulation coecient and n is the
slope factor.
The slope factor n is very important for a transistor in weak inversion
and it is equal to the inverse of the capacitive divider that the oxide and
depletion layer capacitances, C0
ox and C0
p respectively, form:
n =
C0
ox + C0
p
C0
ox
Whereas the large signal drain current iD and gm expressions in strong
inversion are:
iD =
1
2
W
L
C0
ox
 
vGS   VT
2(1 + vDS)
gm =
@iD
@vGS
   
Q
=
r
2IDC0
ox
W
L
where  is the carrier mobility and C0
ox is the gate oxide capacitance
per unit area. Figure 3.6 illustrates the behavior of iD over vGS in the two
considered operative regions.
Afterwards it is possible to compare the analytic expression of the ratio
gm/ID in weak and strong inversion:
weak inversion :
gm
ID
=
1
nVt
strong inversion :
gm
ID
=
r
2C0
ox(W=L)
IDCHAPTER 3. THE OPERATIONAL AMPLIFIER 16
Figure 3.6: Dierent model for iD as function of the operative region
Figure 3.7: gm/ID ratio over ID in logarithmic scaleCHAPTER 3. THE OPERATIONAL AMPLIFIER 17
Figure 3.7 shows the ratio gm/ID as function of ID. This diagram suggests
that in weak inversion the largest gm is achieved for a given drain current ID.
Having these results, a low thermal noise amplier is obtained if the input
transistor M1 and M2 are working in weak inversion, where they have a large
gm1;2, while M3 and M4 are operating in strong inversion with a small gm3;4.
This imposition will also reduce the 
icker noise.
Furthermore, the parameter that sets the limit between weak inversion
and strong inversion operation at a specied drain current is the W/L ratio.
The following expression justies this result, where iT is the bound current
between the two operative regions. To nd iT, vGS  VT are compared in the
two regions [8]
￿ weak inversion :
vGS   VT ' nVt ln

iD
It(W=L)

' nVt

1  
It(W=L)
iD

if0:5 <
iD
It(W=L)
￿ strong inversion :
vGS   VT '
r
2iD
C0
ox(W=L)
Therefore:
nVt

1  
It(W=L)
iT

=
r
2iT
C0
ox(W=L)
n2V 2
t

1  
It(W=L)
iT
2
=
2iT
C0
ox(W=L)
n2V 2
t

I2
t (W=L)2
i2
T
 
2It(W=L)
iT
+ 1

' n2V 2
t =
2iT
C0
ox(W=L)
where rst order approximations are used. Rearranging the terms, the
expression of iT is obtained:
iT =
1
2
W
L
C0
oxV 2
t n2
Thus, the operative region is set by the W/L ratio, and subthreshold
operation can occur at large currents for large values of W/L.
Since M1 and M2 are operating in weak inversion, their biasing current
ID1;2 should be large to reduce their thermal noise, this means also a large
transconductance. In fact, in subthreshold their PSD is equal to:CHAPTER 3. THE OPERATIONAL AMPLIFIER 18
Svg1;2 thermal '
Kth1;2
gm1;2
=
Kth1;2nVt
ID
After choosing the transistor biasing current ID, taking in account that
the power consumption is proportional to this current, it is possible to make
them work in subthreshold operation or strong inversion by setting an op-
portune W/L ratio. So, a large W/L ratio is needed for the input dierential
pair transistor, and this is achieved putting more transistor in parallel. On
the other hand, a small W/L ratio is request to M3 and M4. Afterwards it is
possible to scale the area WL of each transistor in order to achieve the 
icker
noise contribution within the specics.
Furthermore, to have a larger decrease on gm3;4, a biasing current reduc-
tion is made up on transistors M3 and M4. In fact, a signicant part of the
current in M1 and M2 
ows through M9 and M10, that are also part of the
common mode feedback circuit. This technique allows also a gain increase
of the OTA as is explained in [5].
However, without current reduction, ID1 = ID3 = ID5 = ID7 and the low
frequency OTA voltage gain A0 is given by:
A0 = gm1R0 =
ID1
nVt
r07(1 + gm7r05)
2
'
ID1
nVt
r07gm7r05
2
=
=
ID1
nVt
1
27ID7
2ID7
VGS7   VT7
1
5ID5
=
1
nVt75(VGS7   VT7)
where the transistor M5 and M7 are supposed to operate in strong inver-
sion and all the current source are cascode mirror, hence, R0 is multiplied
with 1/2 to take in account the resistance of the current source Idc. With a
current reduction technique, a voltage gain improvement is possible. Setting
ID9 = kID1, where ID1 = Itail=2, ID5 = ID5 = Idc = ID3 = (1   k)ID1 is
obtained. Therefore:
A0;en = gm1R0 '
ID1
nVt
r07gm7r05
2
=
ID1
nVt
1
7ID7
ID7
VGS7   VT7
1
5ID5
=
=
Idc
nVt(1   k)
1
7Idc
Idc
VGS7   VT7
1
5Idc
=
1
nVt(1   k)75(VGS7   VT7)
=
A0
1   k
As it is shown, the factor 1=(1   k) improves the gain.
To reduce the thermal noise, Itail is set to 90A, comporting ID1 = ID2 =
45A. While setting the cascode biasing current Idc, it's important to take
in account that from this current will depend the dierential slew rate (SR)
of the amplier:
SR =
2Idc
CLCHAPTER 3. THE OPERATIONAL AMPLIFIER 19
where CL is the op amp load capacitance. This capacitance is usually
quite large, therefore, Idc cannot be so small if a good SR is needed.
Furthermore, the current reduction technique increases the impedance of
the node A, shifting the pole associated to it. Hence, the factor k should
be dene taking in account also stability problems, as it is reported in the
stability paragraph.
For these reasons, Idc = 8:5A. Thus, k = 0:81 and a gain improvement
of 14.4dB is achieved.
With a load capacitance CL = 154pF, an SR = 110KV=s is obtained.
In order to keep the cascode transistor noiseless, the term gm5;6ro5;6 must
be quite large. Since gm5;6 = gm3;4 should be small, it is possible to satisfy
the assumption making ro5;6 large by setting a big L5;6 = L3;4, due to the
fact that  / 1=L. This agrees with the previous results of choosing a small
W/L ratio for the transistor M3 and M4.
The cascode biasing voltage Vdc must be large enough to make M7 and
M8 work in saturation.
3.2.2 Stability
Since the amplier includes three poles, the study of its stability is not a
trivial task. The starting point is the determination of the loopgain T(s),
then it is possible to apply the Bode method. From the theory T(s) = A(s),
where A(s) is the OTA voltage gain including the feedback load eects and
 is the feedback factor.
A careful analysis shows that in the reality:
 = (s) =
1 + sRbiasCf
1 + Rbias(Cf + C0 + Cx)
where Cx includes the parasitics capacitances at the op amp input node.
Due to the biasing resistor Rbias, the feedback factor is not constant over
frequency. However, Rbias is a very high resistance in the order of tens G

and a simplication can be carried out. In fact, the pole-zero pair in (s)
are very close each other, since Cf is more or less one third of C0 and Cx is a
parasitics capacitance, usually small. With the these design parameters, the
zero-pole pair in(s) acts in the order of few Hz. Therefore, for frequencies
high enough, it is possible to assume:
(s) ' (1) =
Cf
Cf + C0 + Cx
It is useful to separate the term A(s) in a Bode form:CHAPTER 3. THE OPERATIONAL AMPLIFIER 20
A(s) =
gm1;2R0
(1   k)(1 + sRACA)(1 + sRBCB)(1 + sR0C0)
where RA and CA are the resistances and capacitance of the current mirror
saw at the node A. RB and CB are the resistances and capacitance of the
cascode saw at the node B. Analogous denitions are valid for R0 and C0
referred at the cascode output. Consequently, the system is a third order one
with the poles:
!A =
1
RACA
!B =
1
RBCB
!0 =
1
R0C0
To understand from which parameters depend the frequency of the poles,
it is useful to rewrite !A, !B and !0 as function of the design parameters:
RA =
1
gm3;4
CA ' 2Cgs3;4 + Cdb3;4
RB =
1
gm7;8
CB ' Cgs7;8 + Csb7;8 + Cdb5;6
R0 =
ro7;8(1 + gm7;8ro5;6)
2
C0 ' Cdb7;8 + Cdg7;8 + (1   )Cf + CL
where Cdb is the drain-bulk capacitance, Csb is the source-bulk capaci-
tance, Cdg is the drain-gate capacitance and Cgsi is the gate-source capac-
itance. A decreasing of gm3;4 and gm7;8, thus, an increasing of RA and RB
respectively, is caused by the current reduction technique explained before.
It seems that !A ' !B. Since M3;4 and M7;8 have the same biasing
current, gm3;4 ' gm7;8 . However, to make M7;8 noiseless, it was set a large
L5;6 = L3;4. Thus, dimensioning:
W7;8L7;8  W3;4L3;4 =) Cgs7;8  Cgs3;4
The Cgs capacitance usually dominates CA and CB, therefore:
!A  !B
With this result and assuming that !c, where jT(j!c)j = 1, is placed
between !0 and !A, is possible to neglect !B in the study of the stability.
Hence:
A(s) '
gm1;2R0
(1   k)(1 + sRACA)(1 + sR0C0)CHAPTER 3. THE OPERATIONAL AMPLIFIER 21
The system is stable with a good phase margin (PM) only if there is
sucient frequency separation between the two poles. In other words, the
system must have a dominant pole !pd and, consequently, a non-dominant
pole !pnd. Now, it is possible to write:
R0  RA and C0  CA
It's easy to prove these relations, since a cascode output resistance is
much bigger than a diode connected transistor resistance. Then, the second
relation is justied by the fact that the load capacitance CL is larger than
the transistor parasitics capacitance. Therefore:
!0 = !pd and !A = !pnd
A calculation of the phase margin (PM) is performed. From the theory:
PM = 180￿  \T(j!c) where jT(j!c)j = 1
Furthermore, it is possible to approximate !c with !c ' T0!pd, where
T0 is the loopgain at low frequency, for the reason that the product gain-
bandwidth is constant in a -20dB/dec slope. Thus, assuming a large enough
T0, the dominant pole contributes for  90￿ at !c and the PM can be estimated
in this way:
PM = 90￿  arctan

!c
!pnd

This means that the PM depends only on the ratio !c=!pnd. Having !c
it is possible to estimate the PM.
The previous approximation allows the following expression:
!c ' T0!pd = 
gm1;2R0
(1   k)R0C0
= 
gm1;2
(1   k)C0
where
 =
Cf
Cf + C0 + Cx
with Cx ' Cgs1;2
Hence:
!c ' 
gm1;2
(1   k)[Cdb7;8 + Cdg7;8 + (1   )Cf + CL]
Finally, substituting the approximation of !c and !pnd in the formula
calculated for the phase margin, an evaluation of it is obtained as function
of the design parameter.
The table 3.1 reports the PM relative to a specic !pnd=!c ratio. In many
case, a ratio 3 gives enough PM.CHAPTER 3. THE OPERATIONAL AMPLIFIER 22
!pnd=!c PM
1 45￿
2 63￿
3 72￿
4 76￿
5 79￿
Table 3.1: The Phase Margin relative to a certain !pnd=!c ratio
3.2.3 Common mode feedback (CMFB)
A fully dierential operational amplier has larger output swing than a single-
ended conguration. However, a common mode feedback is needed in a fully
dierential circuit to set the common mode output voltage Voc, equal to a
reference voltage Vref, in order to maximize the output signal swing. In the
design, Vref = VDDLDO=2 is set. This circuit works sensing Voc at the op
amp and, thanks to a negative feedback, forces this voltage to a value close
to Vref, with a certain error. Figure 3.8 shows the common mode feedback
circuit.
Figure 3.8: The common mode feedback circuit
The CMFB uses two matched dierential pairs that sense and compare
Voc with Vref. Then, the dierence between them is kept small by adjusting
the biasing current of the OTA transistors M3, M4 and, hence, of the output
cascode.CHAPTER 3. THE OPERATIONAL AMPLIFIER 23
Non-idealities in the CMFB can aect the common mode and dierential
mode signals of the op amp [6]. Thus, to improve the linearity of the CMFB
dierential pairs, degeneration resistors Rcmfb are used. The same result can
be obtained by using transistor M11 14 with a large channel length. However,
the advantage of using degeneration resistors is to avoid an introduction of
large capacitances, created by long channel devices.
A degeneration resistor also creates a gm lowering of the transistor M11 14,
in fact:
gm11  !
gm11
1 + gm11(Rcmfb=2)
The low frequency gain in the CMFB loop, T0;cmfb, can be expressed in
the following way [2] :
T0;cmfb = AcmcAcms
where Acmc is the part associated with the OTA and Acms is related to
the CMFB circuit. Therefore:
Acms =
gm11
1 + gm11(Rcmfb=2)
1
gm16
The result is that T0;cmfb depends on degeneration resistance Rcmfb.
The CMFB loopgain Tcmfb(s) contains several poles, and the dominant
pole is related to the part of the OTA. However, Rcmfb has no in
uence in
these poles, but only in the low frequency loopgain. Hence, the unity-gain
frequency and, consequently, the phase margin can be set by this resistor.
3.3 Frequency response
The closed-loop transfer function H(s) is given by the following formula:
H(s) =
Vod
Vid
=
A(s)
1 + (s)A(s)
In order to nd the high cut-o frequency, !H = 2fH, (s) = (1) is
assumed. Furthermore, A(s) is approximated by:
A(s) '
A0
1 + s=!pd
Hence, !H can be estimated with !H ' !c, where !c is calculated in the
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!H = 2fH ' !c ' 
gm1;2
(1   k)[Cdb7;8 + Cdg7;8 + (1   )Cf + CL]
CL is much bigger than the other capacitances, thus:
!H ' 
gm1;2
(1   k)CL
Now, the low cut-o frequency fL remains to be calculated. This time
it is not possible to consider (s) constant over frequency but its complete
expression must be used:
(s) =
1 + sRbiasCf
1 + sRbias(Cf + C0 + Cx)
At low frequency, where f  fH, A(s) can be considered constant and
quite large, therefore, H(s) ' 1=(s). Afterwards, it's easy to prove that fL
is set by the feedback impedance:
!L = 2fL =
1
RbiasCf
Figure 3.9 summarized the results.
Figure 3.9: The amplier closed-loop transfer function over frequencyCHAPTER 3. THE OPERATIONAL AMPLIFIER 25
3.4 Global noise analysis
In this paragraph, a global noise analysis is performed. The total output
voltage noise power V 2
no and the output voltage noise Vno are calculated. The
total noise of the operational amplier is generated by the OTA and the
feedback resistors Rbias, as it is shown in gure 3.10.
Figure 3.10: The operational amplier with its noise source
A calculation of the OTA noise contribution is already performed. Its
input referred voltage PSD, Svgeq, was found. Writing as Svo OTA the output
noise voltage PSD related to the OTA, the following result is obtained:
Svo OTA =
  

A(j2f)
1 + (j2f)A(j2f)
  

2
Svgeq
As every resistor, Rbias introduces thermal noise. To evaluate its output
noise contribution, a Rbias noise analysis is performed. Its voltage PSD is
given by:
SvRbias = 4KTRbias
where K is the Boltzmann constant and T the absolute temperature.
The problem now is to refer this contribution at the op amp output. This is
obtained by writing:CHAPTER 3. THE OPERATIONAL AMPLIFIER 26
Svo Rbias =

  
1
(1 + jf=fL)(1 + jf=fH)

  
2
SvRbias
Calling Svo the total output PSD, it is possible to write:
Svo = Svo OTA + Svo Rbias
The output noise voltage power V 2
no is then calculated with an integration
of the PSD, whereas, the output noise voltage Vno is its square root value:
V 2
no =
R +1
0 Svodf =
R fH
fL Svodf
Vno =
p
V 2
no =
qR fH
fL Svodf
3.5 Biasing resistor Rbias
Biasing resistors Rbias are used to provide a DC path to the op amp input

oating nodes. These are n-MOS pseudo resistors that create a very high
ohmic impedance when the cross voltage is close to zero [3][4]. They are
realized by a triple well n-MOS transistor with gate-drain and bulk-source
connection. A series of three n-MOS pseudo resistor is used so that the
output signal linearity can be improved.
Furthermore, a series of three n-MOS with gate-drain and bulk-drain
is added in parallel to the previous series, in order to speed up the shock
recovery transient, as it is illustrated in gure 3.11. A fast shock recovery
is needed when an unwanted voltage impulse is applied to the input 
oating
nodes of the op amp, to bring back the system in nominal operative conditions
in short time.
Anyway, this will speed up the shock recovery transient but will decrease
the global resistance Rbias.
To allow a bulk connection dierent from ground, triple-well devices are
requested. The n-well is connected to the voltage supply in order to reduce
the eects of parasitic diodes that are present in the bulk-well and substrate-
well interface.
3.6 Input matching
As discussed before, the capacitive sensor is placed in one of the operational
amplier inputs, therefore, the other input must be matched to it. From a
theoretical point of view, a matching condition is reached when there is no
interaction between the dierential mode and common mode signals.CHAPTER 3. THE OPERATIONAL AMPLIFIER 27
Figure 3.11: The implementation of Rbias
In the real design, an empirical rule is used to dene a matching condi-
tion. In fact, when the design reaches this condition, the two branches of
the amplier are completely symmetrical. Thus, considering a disturb in the
supply voltage, the amplier branches produce the same single-ended output
voltage. Consequently, the dierential output voltage will be almost con-
stant. In other words, the design is matched when it shows a large power
supply rejection ratio (PSRR).
Since the sensor capacitance Cmain and Cp are xed for a given sensor
model, a matching condition is obtained when the chosen value for C0 guar-
antees a large PSRR. Besides, the amplier noise performances are aected
by the input matching, since a noise increase is registered when there is no
matching. In addition to, the noise generated by the amplier is propor-
tional to the reached matching condition. So a good matching condition is
very important for an high performance system. However, it is dicult to
relate the output noise to the matching obtained by varying C0 because the
amplier gain depends also on it.
As shown in gure 3.12, the PSRR near matching condition is very sharp,
this means that the PSRR has a large sensitivity on C0 variation.
Mismatch due to process variation are quite likely, hence the value of
C0 in matching condition is unknown. So, a trimming system is needed to
change this value within an opportune range. However, the aforementioned
system is create only for test-chip purpose. It creates a varying capacitance
by adding capacitances connected in parallel.
Figure 3.13 shows the schematic of the trimming system, where C0minCHAPTER 3. THE OPERATIONAL AMPLIFIER 28
Figure 3.12: Dierential Power Supply Rejection @ 217Hz over C0
Figure 3.13: The input trimming systemCHAPTER 3. THE OPERATIONAL AMPLIFIER 29
is always connected to the input, therefore, it is the minimum achievable
capacitance. Whereas, the maximum capacitance is given by:
C0max = C0min +
P4
i=0 2iCs = C0min + Cs
P4
i=0 2i = C0min + 31Cs
that is obtained closing all the switches and consequently by summing all
the capacitances present in the system.
Obviously, the step with which is possible to vary the capacitance is Cs
and the range is equal to 31Cs.
The sensor capacitances, Cmain and Cp, are given with a 20% of tolerance.
Whereas, the on-chip capacitances, such as C0min and Cs, can vary for the
10% of their nominal values. Therefore, the matching depends on these
variations.
Since the sensor capacitances are connected in parallel, the lower match-
ing condition is obtained when both Cmain and Cp have a -20% of variation
from the nominal capacitances. Obviously, a variation of +20% in the sensor
capacitances creates the upper matching condition. Figure 3.14 illustrates
these cases. The values of C0 that guarantee match in these two cases are
C
0min and C
0max respectively.
The range of the trimming system must cover the upper and the lower
matching also in presence of a variation on its capacitances Cs and C0min.
As a result, the trimming system parameter must satisfy these relations cal-
culated in worst case (w.c.):
C0min(w:c:) = C0min + 10%C0min = 1:1C0min < C
0min
C0max(w:c:) = C0min+31Cs 10%(C0min+31Cs) = 0:9(C0min+31Cs) > C
0max
Having a limited number of digital signals to control the trimming system,
Cs is chosen as the minimum value that satises these relations and Comin in
order to center the range of variation.
From the gure 3.14:
C
0min ' 2:4pF and C
0max ' 3:5pF
C
0max   C
0min ' 1:1pF
The worst case range of variation should be bigger than this value:
C0max(w:c:)   C0min(w:c:) = 0:9(C0min + 31Cs)   1:1C0min =
0:9  31Cs   0:2C0min > 1:1pF
A value of C0min that satises the lower limit in worst case with a certain
margin is 1.9pF, then Cs = 75fF satises also the last relation, giving:CHAPTER 3. THE OPERATIONAL AMPLIFIER 30
Figure 3.14: The matching condition shifting as result of sensor parameters
variationCHAPTER 3. THE OPERATIONAL AMPLIFIER 31
C0min(w:c:) = 2:09pF and C0max(w:c:) = 3:80pF
Hence, the trimming range is symmetric and it satises the requirements.
The gate of the switches Ms is directly driven by the control signal,
whereas, the source is driven by the inverse of this signal. A source ground
connection is also possible, but, in this case the trimming system introduces
noise. In fact, when the switch Ms is open, its gate source voltage is equal to
zero. The node Vinn has small 
uctuation depending on the input signal and
since the respective capacitance is connected to this node, a current has to

ow across the branch where there is an open switch with a theoretic innite
resistance. Thus, Ms generates noise.
The solution presented avoids this problem because when Ms is open, its
gate-source voltage is negative with amplitude equal to the supply voltage.
3.7 Start up behavior
The amplier includes high ohmic nodes that need to be charged at the
correct operative point during an initial period of functioning, called start
up. During this transient all the impedance are reduced in order to speed up
the process. An adequate circuit creates the condition of lowering the circuit
impedance.
Without start up circuit, the operative point is reached in a long time.
Therefore, the start up circuit has to connect these high ohmic nodes to the
biasing voltage throw a low ohmic path for a determinate period of time.
Then the nodes must be released, starting the normal operation of the am-
plier.
The input and the output nodes of the operational amplier are high
ohmic, hence, they must be charged during start up. The solution presented
in gure 3.15 allows this result by closing the switches Ms and connecting
the nodes to a biasing voltage, which is the same voltage used as reference
for the common mode feedback circuit and equal to half of VDDLDO. At the
same time all the biasing current of the OTA are equal to zero by setting
VGS = 0 to every current mirror transistor. In this way, the charging process
can start.
Two control signals pd0 and pd1 are required for the start up circuit,
or equally one signal and a delay block. In fact, rst the output nodes
should be released together with the OTA biasing control and, then, after an
appropriate delay, the switches that control the input nodes can be opened.
If all the nodes and the OTA biasing are released at the same moment,
a voltage step occurs at the input nodes. Since they are charged when noCHAPTER 3. THE OPERATIONAL AMPLIFIER 32
Figure 3.15: The start up circuit
current is 
owing in the dierential pair, a unique releasing comports a dif-
ferent voltage bias for the input nodes during start up, with no current in
the OTA, and during normal operation with OTA biased.
During normal operation after the start up transient, the operative point
is kept constant by the common mode feedback circuit. The output nodes
are directly connected to this system, whereas the input nodes are connected
to the output nodes via the biasing resistors Rbias.Chapter 4
Simulation results
The simulations are run with VDD = 1.8V, temperature of 27￿C and with a
nominal technological process.
4.1 AC simulations
Figure 4.1: The closed loop transfer function
Figure 4.1 illustrates the transfer function H(s) calculated in the previous
chapter. The midband gain is correctly set to 9.5dB. The cut-o frequencies
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at -3dB are:
fL ' 0:7Hz and fH ' 120KHz
Figure 4.2: A-weighted integrated output referred noise
Figure 4.2 reports the A-weighted integrated noise output referred. In the
audio band [20, 20000]Hz, a noise of 11.5Vrms is obtained. Furthermore, the
position of the high cut-o frequency comports a slight noise increment until
1MHz.
Stability issues of the operational amplier are treated in paragraph 3.2.2.
Here, gure 4.3, the Bode diagram of the amplier loopgain is reported. It
is possible to recognize a pole dominant behavior, with !pd placed around
10Hz. The non constancy registered before, it is due to the pole zero pair in
(s), which conrms the approximations (s) ' (1) for frequency f  fpd
previously performed. A phase margin of 88￿ is achieved.
While setting the CMFB loopgain, two aspects are considered. First
of all, the target is to obtain a large gain at low frequency. The second
one is to achieve a good linearity, hence, degeneration resistors Rcmfb are
introduced [6], even if this means a lower gain. Thus, the solution represents
a compromise between the two aspects. From gure 4.4, a PM of 66￿ is
obtained.CHAPTER 4. SIMULATION RESULTS 35
Figure 4.3: Bode diagram of the amplier loopgain
Figure 4.4: Bode diagram of the CMFB loopgainCHAPTER 4. SIMULATION RESULTS 36
4.2 Transient simulations
Figure 4.5: Total Harmonic Distortion over Stimulus Level
In gure 4.5 the THD as function of the Stimulus Level applied to the
sensor is plotted. The slope is almost constant till 18dBSL, equal to an
amplitude of 180mVp in the Sm signal. After this, the THD starts to decrease
in a faster way, due to the fact that the output transistors are moving out
the saturation region.
4.3 Power consumption
The main power consumption is used for the input transistors M1 and M2, in
order to increase their gm1;2 and to decrease their thermal noise. Considering
only the operational amplier, which is supply through the LDO, its power
consumption is equal to:
Pcons = VDDLDOIcons = 1:64V  120A ' 200WChapter 5
Conclusion
In this Master Thesis, the study and design of an operational amplier in a
pseudo fully dierential conguration suitable for capacitive sensors is per-
formed. The designed interface provides a single-ended to dierential con-
version.
In the rst part of the thesis, a general capacitive sensor is considered as
input stage of the system. An electrical sensor model is then presented with
the denition of its signicant parameters. Furthermore, a sensor biasing
technique is shown.
Starting from a concept point of view, the operational amplier is then
introduced, with the goals that it should achieve. The chosen OTA topol-
ogy guarantees high power eciency and, with a careful design, high noise
performances. In fact, the biasing of the input transistors in weak inversion
reduce the noise contribution of the other transistors. Their thermal noise is
then decreased by setting a quite large biasing current and their 
icker noise
is minimized by choosing an opportune gate area WL. A current reduction
technique also helps regarding this issue and increases the gain of the OTA
[5]. The amplier stability is analyzed in detail.
The CMFB circuit plays an important role in the linearity performances,
hence, a linearized CMFB circuit is used. A global noise analysis is carried
out, considering the noise contribution of the feedback resistors Rbias as well.
The problem of the input matching is treated and an input trimming
solution for test-chip purpose is presented. Since the amplier includes high
ohmic nodes, a start up circuits is needed. A solution for this issue is re-
ported.
The nal part of the thesis includes simulation results, which reveal the
performance of the introduced circuit.
37Bibliography
[1] BAXTER, Larry K. : Capacitive Sensors: Design and Applications.
IEEE Press Series on Electronics Technology 1997 - ISBN 0-7803-1130-
2
[2] GRAY, Paul R.; HURST, Paul J.; LEWIS, Stephen H.; MEYER, Robert
G.: Analysis and Design of Analog Integrated Circuits. John Wiley &
Sons, Inc. 2008 - 881p. - ISBN 978-0-470-39877-7
[3] PENG, Sheng-Yu; QURESHI, Muhammad S.; HASLER, Paul E.;
BASU, Arindam; DEGERTEKIN, F. Levent: A Charge-Based Low-
Power High-SNR Capacitive Sensing Interface Circuit. (2008), p. 1863-
1872
[4] PENG, Sheng-Yu; QURESHI, Muhammad S.; HASLER, Paul E.;
HALL, Neal A.; DEGERTEKIN, F. Levent: High SNR Capacitive Sens-
ing Transducer. (2006), p. 1175-1178
[5] YAO, Libin; STEYAERT, Michiel S. J.; SANSEN, Willy: A 1-V 140-
 W88-dB Audio Sigma-Delta Modulator in 90-nm CMOS. (2004), p.
1809-1818
[6] ZHANG, Mo M.; HURST, Paul J.: Eect of Nonlinearity in the CMFB
Circuit that Uses the Dierential-Dierence Amplier (2006) p. 1390-
1393
[7] LARSON, Bruce C.: Design Considerations for Minimizing Noise in
Micropower CMOS Integrated Circuits Master Thesis, Massachusetts
Institute of Technology 1996
[8] ALLEN, Phillip E.; HOLBERG, Douglas R.: CMOS Analog Circuit
Design Oxford University Press 2011 - 784p. - ISBN 978 0199765072
[9] SINGH, Tajeshwar: Capacitive Sensor Interface Circuits Philosophiae
Doctor Thesis, Norwegian University of Science and Technology 2009
38